Espressif Systems /ESP32-C6 /LP_I2C0 /I2C_FIFO_ST

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as I2C_FIFO_ST

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0I2C_RXFIFO_RADDR 0I2C_RXFIFO_WADDR 0I2C_TXFIFO_RADDR 0I2C_TXFIFO_WADDR

Description

FIFO status register.

Fields

I2C_RXFIFO_RADDR

This is the offset address of the APB reading from rxfifo

I2C_RXFIFO_WADDR

This is the offset address of i2c module receiving data and writing to rxfifo.

I2C_TXFIFO_RADDR

This is the offset address of i2c module reading from txfifo.

I2C_TXFIFO_WADDR

This is the offset address of APB bus writing to txfifo.

Links

() ()